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Abstract- This paper gives design considerations for the synthesis of 
analog discrete-time encoder-decoder pairs based on digital filter 
structures with overflow non-linearity. Simulation results from an in- 
tegrated prototype using switched-capacitor techniques and designed 
in a 0.8pm CMOS technology are presented to validate the suitability 
of these systems for information encryption. 
I. Introduction 
In this paper we consider linear time-invariant IIR dis- 
crete-time systems with overflow non-linearity. Fig. l(a) 
shows the general direct form structure of these systems. They 
are described by the state equation 
(a) (b) 
Fig. 1. (a) Direct form structure of a n-th order IIR discrete time sys- 
tem with overflow nonlinearity; (b) Associated inverse system. 
0 0 ... 
and the output equation, 
[ i =  1 
n 
I 
Y(k) = f z(k)  + cixiw 
where k is the discrete-time index; n is the order of the sys- 
tem; c1, c2, . . ., cn are real parameters; x = [xl, x2, . . ., xn]  
is the state vector associated to the taps of the delay line; z I I I 
and y are the input and output signals of the system, respec- s = - 2 ' s = - l '  I , s = 0 ; s = 1 ; s = 2  
tively; f (  ) is the overflow characteristic given by, 
f(o) = [ m o  + 11 mod 2 -  1 (3) 
with m a positive real parameter; and s(k) is an ordinal num- 
ber associated to each segment off(  ) (see Fig.2). At each in- 
stant k ,  the value of s(k) is calculated as the integer number 
which satisfies, 
n n 
i = l  i = l  
C i X i ( k )  - - 1 2  < -s(k) I c C i X i ( k )  + - 1
m m  m (4) 
Recently, it has been shown that system (1)-(2) can generate 
chaotic oscillations and fractal patterns upon the proper 
choice of parameters and initial states. Moreover, signals ob- 
tained from the autonomous system ( z (k )  = 0 )  are found to 
exhibit a wide variety of probability density functions and 
power spectra. This, together with the random-like fashion of 
y (k )  , makes the structure well suited for the synthesis of pro- 
I I , 
Fig. 2. General overflow nonlinearity. 
grammable noise generators with prescribed statistical prop- 
erties [ 11. 
Another application of these systems is for information 
encryption based on the ability of synchronization of chaotic 
oscillators [2]. Since chaotic signals are not predictable at long 
term and exhibit broadband spectrum, communication is thus 
endowed with low probability of interception and robustness 
against interference. A simple way to achieve communication 
with chaos employs the so-called inverse system approach [3]. 
In this approach, the transmitter consists of a chaotic system 
which is excited by the information signal z . Despite (or be- 
cause of) this input, the output y of the transmitter is chaotic. 
The receiver is simply the inverse systirm, i.e. a system which 
produces z' = z as output when excited by y' = y . Fig.l(b) 
shows a realization of the inverse system (decoder) associated 
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Fig. 3. Architecture of a third-order reconfigurable circuit for the en- 
coder-decoder pair of Fig. 1. 
to that of Fig.l(a) (encoder). To exactly recover the informa- 
tion signal z , parameters cI ,  c2, . . . , cn of encoder and decod- 
er (acting as the key of the transmission) must be identical; and 
the channel must be ideal. 
The encoder-decoder .pair of Fig. 1 has been built using 
off-the-shelf components for the encrypted transmission of 
discrete-value (ASCII text and pictures) and continuous-value 
(speech and music) signals [2]. In both applications, non-lin- 
earity was a two's complement overflow characteristic 
( m  = 1 in Fig.2) which gives, f-l(o) = f(o). 
In Sec. 11, we give design considerations for the synthesis 
of analog integrated discrete-time encoder-decoder pairs of 
the type in Fig. 1. Interest for these realizations is mainly mo- 
tivated because they can be incorporated in mobile equip- 
ments, thus representing a promising alternative for real-time 
audio signal encryption. Sec. I11 presents switched-capacitor 
circuits for the building blocks identified in Sec. 11. Finally, 
Sec. IV presents simulation results from a reconfigurable inte- 
grated prototype of a third-order encoder-decoder pair, de- 
signed in a 0.8pm CMOS technology, to validate the suitabil- 
ity of these systems for information encryption. 
11. IC Design Considerations 
They can be grouped into system level and circuit level 
considerations. Let us first consider the architectural aspects 
on the IC realization of the discrete-time encoder-decoder 
pair. Block diagrams in Fig. 1 consists of two major parts: an 
analog FIR filter comprising all the linear elements (delays, 
amplifiers and summers); and a single nonlinear block with 
overflow characteristic. Differences between the encoder and 
decoder blocks are (a) the output of the non-linearity in the en- 
coder is fedback to the input of the FIR filter; and (b), in the 
decoder, the input signal and the output signal of the FIR filter 
sum with opposite signs. Bearing these differences in mind, 
Fig.3 shows the conceptual diagram of a reconfigurable third 
order-system, which can act as encoder or decoder, according 
- I t  
Fig. 4. Implemented overflow nonlinearity. 
to the logic state of the control signal E/D. Note that the circuit 
is clocked with two non-overlapping phases 'pl and 'p2,  to 
support the discrete-time dynamics. Transmission gates are in- 
cluded in Fig.3 to indicate the phase at which corresponding 
signal paths are valid (they are occasionally incorporated into 
the adjacent blocks at the circuit level). In Fig.3, the analog 
FIR filter uses a transposed-form structure [4], instead of the 
direct-form structure shown in Fig. 1. This has the benefit of an 
increased simplicity (it requires only one two-input summer 
per tap) and modularity (the order of the system can be easily 
extended by connecting as many FIR stages as required). One 
FIR stage is enclosed in the shaded box of Fig.3, and it is im- 
plicitly assumed that the summer introduces a half delay in the 
signal path. This delay on the signal propagation is also as- 
sumed in the nonlinear block, what allows to simplify the FIR 
stage associated to the first tap. A main disadvantage of the 
structure in Fig.3, is that the input capacitance of the FIR filter 
increases with the number of taps -- this is particularly acute 
in the encoder configuration, since the nonlinear block must 
drive as many amplifiers as the order of the system. With a 
large number of taps, other circuit strategies must be explored, 
for instance, multiple phase clock [5],  tree structures, or fac- 
torized scaling [7]. 
Let us now deal with the circuit level design of the block 
diagram in Fig.3. Special mention deserves the realization of 
the non-linearity. Because of the limitation imposed by the 
supply voltages, the input range of the nonlinear block must be 
necessarily bounded and therefore, its transfer characteristic 
can only show a finite number of pieces. This, in turn, imposes 
further restrictions on the parameters ci ( i  = 1, 2, 3 ), which, 
if disregarded, may preclude the appearance of chaotic behav- 
ior at the encoder (it may evolve into periodic orbits or become 
locked at DC states). For similar reasons, there must be a safe- 
ty band between the values of the characteristic at the breakpo- 
ints and the internal saturation levels of the circuit. 
Fig.4 shows the overflow characteristic considered for 
synthesis. For proper operation, encoder trajectories must be 
confined in the shaded area of Fig.4 -- it is well apart of the sat- 
uration levels. The overflow characteristic consists of three 
segments of slope m = 2 . This choice of m allows to reduce 
the spread of coefficients ci , and hence, to relax the area con- 
sumption of the amplifiers in Fig.3. The price is that the non- 
linear function and its inverse are no longer the same, as for 
m = 1 , and the branch gain from Vin to the non-linearity 
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Fig. 5 .  Asymptotically stable region of the encoder circuit. 
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Fig. 6. 2D Projection of the region of bounded chaotic behavior of 
the encoder at zero input. 
must be scaled by a factor 1 / m  . This, however, does not im- 
ply serious difficulties at the circuit design, as we will see next. 
For the design of the linear elements of Fig.3, it is essen- 
tial to establish the range of values of coefficients ci , for the 
encoder configuration to be able to generate chaotic oscilla- 
tions. The valid range is limited, on the one hand, by the region 
of the parameter space for which the encoder is asymptotically 
stable; and, on the other, by the region for which the encoder 
trajectories remain confined in the shaded area of Fig.4. Fig.5 
shows a 3D view of the boundary of the asymptotic stability 
region (the magnitude of the eigenvalues of the FIR filter are 
lower than unity). Fig.6 shows a 2D projection at c3 = 0 of 
the region of bounded chaotic behavior of the encoder at zero 
input (the triangle represents the stability region). From the 
last figures, it can be drawn that a convenient range for the co- 
efficients ci is [-312, 3/21 . 
111. SC Building blocks 
Fig.7 shows a switched-capacitor realization of the com- 
plete transposed FIR stage. To maximize PSRR and minimize 
the even harmonic distortion, all analog signals are fully dif- 
ferential. Also, to reduce the signal-dependent switch fee- 
dthrough error, four extra clocks ql ' ,  ql" , (p2' and q2" are 
used [7]. In Fig.7, Vu represents the voltage from the previous 
Fig. 7. SC design of the transposed FIR stage. 
Fig. 8. SC design of the nonlinear block. 
stage, and Vex represents the external input to the analog FIR 
filter (see Fig.3). Top and bottom pairs of sampling capacitors 
C and C, are made programmable to implement the coeffi- 
cients ci . Each pair shares a single capacitor array, so that the 
sum o f  C and C, is constant. In this way, the input capaci- 
tance of tfie FIR stage is also constant [6]. Assuming all the 
circuit elements ideal, the transfer function of the stage is 
P 
( 5 )  
where, to achieve the desired gains., capacitors are made 
Cs = C, and C,, + C, = (3/2) C,. 
Fig.8 shows a SC design of the nonlinear block. Signal 
V is the voltage from the FIR filter, and Vi ,  represents the f 
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external input to the encoder/decoder circuit (see Fig.3). The 
scheme is quite similar to the recycling two-step A/D convert- 
er proposed in [8], excluding the digital correction logic and 
replacing the resistor-string of the flash ADC by two external 
voltage sources Vbp+ and Vbp- associated to the breakpoints 
of the characteristic (see Fig.4). In this sense, the circuit of 
Fig.8(a) acts as a MDAC, and the circuit of Fig.8(b) can be 
seen as a two-levels flash ADC. The whole nonlinear block us- 
es three clock phases with the timing diagram illustrated in 
Fig.8. During the input sampling phase, ( P ~ ~ ,  the bottom 
plates of capacitors C,, C, and C, in the MDAC are 
switched to their respective inputs and the opamp summing 
nodes are switched to ground. Observe that the sign of Vi, is 
controlled by the variable E/D, through a phase reverser cir- 
cuit. At the same time, the preamplifiers of the flash converter 
are auto-zeroed by closing the unity-gain loops around, and 
their input capacitors are charged to the breakpoint voltage 
references V and Vbp-.  During the second hold phase, 
bP+ 
the output of the opamp of Fig.8(a) is held at 
and it is applied to the flash ADC. By making all capacitors 
C,, Cs and C, identical, the desired slope m = 2 is ob- 
tained. Observe that C, acts both as a sampling and integrat- 
ing capacitor in order to improve the feedback factor of the 
summing amplifier [9]. At the end of the phase (pZ2, compar- 
ators are latched, and the results of the comparison are stored 
during phase ‘p l ,  and used to define the logic states $ r ,  q1 
and @ c .  Also during ‘p l ,  the bottom plates of capacitors 
C, = 4C, are connected to Vbp+, Vbp- or between them- 
selves depending on which of the signals Q r ,  $[ or qC,  re- 
spectively, is in the high state. In this way, the characteristic 
of Fig.4 is obtained. 
IV. Simulation Results 
The reconfigurable circuit of Fig.3 has been designed in a 
0.8pm CMOS technology. Opamps of Figs.7 and 8(a) are sin- 
gle-stage folded-cascode amplifiers with an open-loop gain of 
about 65dB and a gain-bandwidth product larger than 1MHz. 
Switched-capacitor common-mode feedback blocks are used 
to set the proper operating point of the differential outputs [7]. 
Analog switches have been sized using criteria for reduction 
of charge injection and impedance mismatch errors [7]. Flash 
converter of Fig.8(b) is similar to that proposed in [ 8 ] .  Some 
auxiliary building blocks are also needed for the use of the en- 
codeddecoder pair with real signals and communication chan- 
nels: single-to-differential and differential-to-single buffered 
converters, AGC amplifiers to compensate signal losses in the 
channel, and a clock recovery circuit to keep synchronous the 
clock phases on the transmitter and receiver sides [2]. 
Fig.9 illustrates the performance of the encodeddecoder 
pair with the transmission of a segment of speech. It corre- 
sponds to the worst case instance (in terms of maximal stan- 
dard deviation between the transmitted and recovered signals) 
of a Montecarlo analysis with 50 trials, assuming 8 bit capac- 
itor matching accuracy, and a signal-to-noise ratio in the chan- 
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Fig. 9. Simulation of voice transmission. 
ne1 of 60dB. Clock frequency (signals ‘pl and cp,) was set to 
50kHz, and system parameters were set to c1 = 154/255, 
c2 = 102/255, and c3 = 0.0. Figs.9(a), (b) and (c) show 
the original speech, the transmitted signal and the recovered 
speech, respectively. Clearly, the speech signal was recovered, 
with good quality for listening. 
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